

ARM® CoreLink™ TLX-400 Network Interconnect Thin Links

Revision: r0p1

**Supplement to CoreLink™ NIC-400 Network Interconnect
Technical Reference Manual**



ARM CoreLink TLX-400 Network Interconnect Thin Links

Supplement to CoreLink NIC-400 Network Interconnect Technical Reference Manual

Copyright © 2012, 2013 ARM. All rights reserved.

Release Information

The following changes have been made to this book.

Change history			
Date	Issue	Confidentiality	Change
02 July 2012	A	Non-Confidential	First issue for r0p0
07 May 2013	B	Non-Confidential	First issue for r0p1

Proprietary Notice

Words and logos marked with ® or ™ are registered trademarks or trademarks of ARM® in the EU and other countries, except as otherwise stated below in this proprietary notice. Other brands and names mentioned herein may be the trademarks of their respective owners.

Neither the whole nor any part of the information contained in, or the product described in, this document may be adapted or reproduced in any material form except with the prior written permission of the copyright holder.

The product described in this document is subject to continuous developments and improvements. All particulars of the product and its use contained in this document are given by ARM in good faith. However, all warranties implied or expressed, including but not limited to implied warranties of merchantability, or fitness for purpose, are excluded.

This document is intended only to assist the reader in the use of the product. ARM shall not be liable for any loss or damage arising from the use of any information in this document, or any error or omission in such information, or any incorrect use of the product.

Where the term ARM is used it means “ARM or any of its subsidiaries as appropriate”.

Confidentiality Status

This document is Non-Confidential. The right to use, copy and disclose this document may be subject to license restrictions in accordance with the terms of the agreement entered into by ARM and the party that ARM delivered this document to.

Product Status

The information in this document is final, that is for a developed product.

Web Address

<http://www.arm.com>

Contents

**ARM CoreLink TLX-400 Network Interconnect Thin
Links Supplement to CoreLink NIC-400 Network
Interconnect Technical Reference Manual**

Chapter 1	Introduction	
	1.1 About the product	1-2
	1.2 Key features	1-3
	1.3 Product revisions	1-4
Chapter 2	Functional Description	
	2.1 Interfaces	2-2
	2.2 Operation	2-5
Appendix A	Revisions	

Chapter 1

Introduction

This chapter introduces the CoreLink TLX-400 Network Interconnect Thin Links. For convenience Thin Links is referred to as TLX. This chapter contains the following sections:

- *About the product* on page 1-2.
- *Key features* on page 1-3.
- *Product revisions* on page 1-4.

1.1 About the product

The CoreLink TLX-400 Network Interconnect Thin Links is an extension to the CoreLink NIC-400 Network Interconnect base product and provides a mechanism to reduce the number of signals in an AXI point-to-point connection and enable it to be routed over a longer distance.

1.2 Key features

The CoreLink TLX-400 Network Interconnect Thin Links has the following features:

- TLX reduce routing congestion and aids timing closure of point to point connections.
 - Point to point connections are implemented as forward and reverse links. Each link can be independently configured to reduce the number of wires the connection requires.
- To aid physical implementation TLX support clock domain crossing.
 - The end points of a TLX are always specified to be in different clock domains The relationship of the clocks must be defined as asynchronous.
- TLX can incorporate other NIC-400 functions. For example:
 - A connection between components of different data widths.
 - A connection between components of different protocols.
- You can use TLX in conjunction with *Quality of Service for Virtual Networks (QVN-400)*. For more information, see the *ARM® CoreLink™ QVN-400 Network Interconnect Advanced Quality of Service for Virtual Networks, Supplement to CoreLink™ NIC-400 Network Interconnect Technical Reference Manual*.
- You can use TLX in conjunction with *Advanced Quality of service (QoS-400)*. For more information, see the *ARM® CoreLink™ QoS-400 Network Interconnect Advanced Quality of Service, Supplement to CoreLink™ NIC-400 Network Interconnect Technical Reference Manual*.
- A TLX implementation is partitioned into two layers:
 - *Data Link Layer (DLL)*.
 - *Physical Layer (PL)*.
- The DLL performs:
 - Channel identification of transfer packets across the link.
 - Buffering of transfer packets at the destination end of the link.
 - Arbitration between transfer packets on to the link.
 - Packing of transfer packets on to the link.
 - Flow control across the link.
- You can modify or replace the PL to enable different physical implementations.
- You can enable hierarchical clock gating support for the destination domain.
- You can configure support for power domain crossing.

1.3 Product revisions

This section describes the differences in functionality between product revisions:

- r0p0** First release.
- r0p1** Second release. No technical updates.

Chapter 2

Functional Description

This chapter provides a functional description of the CoreLink TLX-400 Network Interconnect Thin Links and how it works. It contains the following sections:

- [Interfaces on page 2-2.](#)
- [Operation on page 2-5.](#)

2.1 Interfaces

TLX-400 enables TLX protocol functionality to be added to NIC-400 slave and master interfaces in a larger system, as shown in [Figure 2-1](#).




Figure 2-1 TLX in a larger NIC-400 configuration

2.1.1 Slave interfaces

Within NIC-400, you can only configure TLX as a bridge, that is, a TLX can only support a single slave interface. However, it is possible for one or more TLX bridges to be configured within a larger NIC, as shown in [Figure 2-1](#).

The TLX supports all the slave interfaces that the base NIC-400 product does, those are:

- AXI3™.
- AXI4™.
- AHB-Lite™ slave.
- AHB-Lite mirrored master.

You can only configure an AHB slave interface if the master interface is not of type AHB, that is, neither an AHB to AHB bridge nor an AHB to AHB TLX bridge are supported.

You can configure a slave interface to support QVN if:

- The QVN product license is installed.
- The slave interface type is AXI3 or AXI4.

See the *ARM® CoreLink™ QVN-400 Network Interconnect Advanced Quality of Service for Virtual Networks Supplement to CoreLink™ NIC-400 Network Interconnect Technical Reference Manual*.

2.1.2 Master interfaces

Within NIC-400, you can only configure TLX as a bridge, that is, a TLX can only support one master interface. However, it is possible for a TLX bridge to be configured within a larger NIC, as [Figure 2-1](#) shows.

The TLX supports all the master interfaces that the base NIC-400 product does. These are:

- AXI3.
- AXI4.
- AHB-Lite slave.
- AHB-Lite mirrored master.

You can only configure an AHB master interface provided the slave interface is not type AHB, that is, neither an AHB to AHB bridge nor an AHB to AHB TLX bridge are supported.

You can configure a master interface to support QVN if:

- The QVN product license is installed.
- The slave interface type is AXI3 or AXI4.
- The slave interface is configured to support QVN.

See the *ARM® CoreLink™ QVN-400 Network Interconnect Advanced Quality of Service for Virtual Networks Supplement to CoreLink™ NIC-400 Network Interconnect Technical Reference Manual*.

2.1.3 Low power interface

This section describes:

- [Hierarchical clock gating interfaces](#).
- [Power domain crossing interfaces](#).

Hierarchical clock gating interfaces

When a TLX bridge is configured to support hierarchical clock gating there is a *Low Power Interface* (LPI) to enable clock gating of the master interface clock domain. See *AMBA Specification* for more information on the LPI.

When the LPI indicates that the low power state has been entered then the clock for the master interface domain can be clock gated.

Power domain crossing interfaces

When a bridge is configured to support *Power Domain Crossing* (PDC), hierarchical clock gating support is also included.

An additional PDC LPI is output from the slave domain to support the power gating sequence. When the PDC LPI is changing mode of operation, the slave domain clock must be operational. The bridge slave domain asserts an additional LPI **CACTIVE** signal, to indicate that a clock is required and must not be turned off.

If the PDC LPI indicates that the low power state has been entered, either power domain can be power gated.

———— Note ————

If the master domain is powered down, any transactions issued to the slave domain are stalled at the interface.

2.1.4 Physical layer interfaces

You can replace the physical layer to enable flexibility in the implementation.

There are two interfaces in each direction. These are AXI stream compliant. See *AMBA Specification* for more information.

Forward direction

These interfaces consist of:

AXI stream data interface

AXI stream data interface. The forward link width you define in the AMBA Designer GUI defines the data width of the interface.

AXI stream flow control interface

The number of response channels which are R and B for an AXI to AXI bridge defines the data width of the interface.

Reverse direction

These interfaces consist of:

AXI stream data interface

The reverse link width you define in the AMBA Designer GUI defines the data width of the interface.

AXI stream flow control interface

Provided QVN is enabled, the number of response channels, that is, AW, AR, and W multiplied by the number of virtual networks defines the data width of the interface.

2.2 Operation

Figure 2-2 TLX hierarchy

The TLX consists of two AXI stream interfaces for each direction.

Figure 2-3 on page 2-6 shows the TLX Hierarchical Structure.




Figure 2-3 Thin Links Hierarchical Structure

The data stream links are used to transport the AMBA forward and reverse channel beats. The flow stream interfaces are used for replenishment of credit tokens.

This architecture means that the TLX bridge operation is independent of the physical layer latency.

This section describes:

- [Forward AMBA channels](#).
- [Response AMBA channels](#).
- [Data packing on page 2-7](#).
- [Arbitration on page 2-7](#).

Forward AMBA channels

To guarantee that the data link does not stall and therefore cause blocking between channels, a forward channel beat is only issued onto the forward data stream link when that channel has credit, indicating that there is space at the destination to accept that beat. Therefore, a channel credit is consumed when a beat is issued into the physical layer data stream link. The number of credits is equal to the number of buffer slots available for that channel at the destination. When the credits are all consumed for a channel, then no more beats are issued onto the data stream interface.

When a destination buffer slot is emptied through a beat being issued downstream out of the thin link bridge, a flow control credit for that channel is returned back across the reverse flow control stream link.

Response AMBA channels

To guarantee that the data link does not stall and therefore cause blocking between channels, a reverse channel beat is issued onto the reverse data stream link when that channel has credit, indicating that there is space at the destination to accept that beat. Therefore, a channels credit is consumed when a beat is issued into the physical layer data stream link. The number of credits is equal to the number of buffer slots available for that channel at the destination. When the credits are all consumed for a channel then no more beats are issued onto the data stream interface.

When a destination buffer slot is emptied through a beat being issued back upstream out of the TLX bridge, a flow control credit for that channel is then returned back across the forward flow control stream link.

Data packing

Five different packing strategies are available. There is no requirement to use the same strategy in both forward and reverse directions:

- Widest Width.
- Widest Width / 2.
- Widest Width / 4.
- Forward or Reverse channels:
 - Address Width + Data Width, for forward channels only.
 - Read Data Width + Response, for reverse channels only.
- User Defined.

Widest Width

This is the width of the widest channel in the direction under consideration.

Widest Width / 2

This is half the width of the widest channel in the direction under consideration.

Widest Width / 4

This is quarter of the width of the widest channel in the direction under consideration.

Forward or Reverse channels:

- Address Width + Data Width
This is the widest address channel plus the widest data width in the forward link direction
- Read Data Width + Response
This is the width of the read data plus response in the reverse link direction.

User Defined (in Bytes)

This is any multiple byte width up to a maximum of the widest channel / 2.

———— Note ————

See also *Configuring Thin Links* in the *Configuring the Network* chapter of the *ARM® CoreLink™ NIC-400 Network Interconnect Supplement to CoreLink™ ADR-400 AMBA® Designer User Guide*.

Arbitration

This entails arbitration of which channel to issue to the link. When there is a choice of channels available, it is achieved by using the **AWQOS** value, **ARQOS** value or the stored **AWQOS** value associated with the current W channel traffic. The reverse link selection uses a round robin arbitration.

Note

For more information on **AxQOS** values, see the *ARM® CoreLink™ QoS-400 Network Interconnect Advanced Quality of Service, Supplement to CoreLink™ NIC-400 Network Interconnect Technical Reference Manual*.

Appendix A

Revisions

This appendix describes the technical changes between released issues of this book.

Table A-1 Issue A

Change	Location	Affects
First release	-	-

Table A-2 Differences between issue A and issue B

Change	Location	Affects
Diagram added to Thin Link section for clarity, which is a subsection of Operation.	TLX on page 2-5	All revisions